Program (completed) : M.Tech
Email : jiju@alumni.iitg.ac.in
Roll No : 8410216
Thesis Title : FPGA IMPLIMENTATION OF LOW POWER SYSTOLIC ARRAY BASED VITERBI DECODER
Guide : Dr. A. K. Mishra
漏 Copyright 2008 by EEE Department, 探花视频, All Rights Reserved. Designed by